Coordinating Processor and Main Memory for Server Power Capping

ثبت نشده
چکیده

With the number of high-density servers in data centers rapidly increasing, power capping with performance optimization has become a key challenge to gain a high return on investment by accommodating the maximized number of servers allowed by the limited power supply and cooling facilities. Various power capping solutions have been recently proposed for high-density servers and different components in a server to avoid system failures due to power overload or overheating. Existing solutions, unfortunately, either rely only on the processor for server power capping, with the assumption that it is the only major power consumer, or limit power only for a single component, such as main memory. As a result, the synergy between the processor and main memory is impaired by uncoordinated power adaptations, resulting in degraded overall system performance. In this paper, we propose a novel power capping solution that can precisely limit the peak power consumption of a server below a desired budget. Our solution adapts the power states of both the processor and memory in a coordinated manner, based on their power demands, to achieve optimized performance. The control algorithm is designed rigorously based on advanced feedback control theory for guaranteed control accuracy and system stability. We compare with two state-of-the-art server power capping solutions. Experimental results show that our solution, on average, achieves 7.3% better performance than one baseline for CPU-intensive benchmarks and doubles the performance of the other baseline when the power budget is tight.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Power Capping Via Forced Idleness

We introduce a novel power capping technique, IdleCap, that achieves higher effective server frequency for a given power constraint than existing techniques. IdleCap works by repeatedly alternating between the highest performance state and a low-power idle state, maintaining a fixed average power budget, while significantly increasing the average processor frequency. In experiments conducted on...

متن کامل

Ultra-Low-Energy DSP Processor Design for Many-Core Parallel Applications

Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...

متن کامل

System power management support in the IBM POWER6 microprocessor

The IBM POWER6e microprocessor chip supports advanced, dynamic power management solutions for managing not just the chip but the entire server. The design facilitates a programmable power management solution for greater flexibility and integration into systemand data-center-wide management solutions. The design of the POWER6 microprocessor provides real-time access to detailed and accurate info...

متن کامل

HaPPy: Hyperthread-aware Power Profiling Dynamically

Quantifying the power consumption of individual applications co-running on a single server is a critical component for software-based power capping, scheduling, and provisioning techniques in modern datacenters. However, with the proliferation of hyperthreading in the last few generations of server-grade processor designs, the challenge of accurately and dynamically performing this power attrib...

متن کامل

Processor-Memory Power Shifting for Multi-Core Systems

Maximum power consumption is an important consideration in server design, as the total power envelope affects cooling costs and can limit performance. One approach to limiting total power is power shifting, managing power budgets among system sub-components to meet an overall total constraint. In this paper, we investigate processor-memory power shifting on a multi-threaded, 32-core commercial ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009